


Inventor: SHIMIZU ET AL. SN TBA/Sheet 1 of 53 Atty. Dkt.: 723-1403




Inventor: SHIMIZU ET AL. SN TBA/Sheet 2 of 53 Atty. Dkt.: 723-1403



Inventor: SHIMIZU ET AL. SN TBA/Sheet 3 of 53 Atty. Dkt.: 723-1403





Inventor: SHIMIZU ET AL. SN TBA/Sheet 5 of 53 Atty. Dkt.: 723-1403





Fig. 5 EXAMPLE GRAPHICS PROCESSOR FLOW

Inventor: SHIMIZU ET AL. SN TBA/Sheet 6 of 53 Atty. Dkt.: 723-1403

Fig. 6 EXAMPLE INPUT/OUTPUT SUBSYSTEM



Inventor: SHIMIZU ET AL. SN TBA/Sheet 7 of 53 Atty. Dkt.: 723-1403





Fig. 7A EXAMPLE DISK INTERFACE



Inventor: SHIMIZU ET AL. SN TBA/Sheet 8 of 53 Atty. Dkt.: 723-1403

	Regi	ster		Offset(hex)
31	16	15		
DI Status Reg	DI Status Register (DISR)			0x00
DI Cover Register (DICCVR)			0x04	
DI Command Buffer 0 (DICMDBUF0)			0x08	
DI Command Buffer 1 (DICMDBUF1)			0x0C	
DI Command Buffer 2 (DICMDBUF2)			0x10	
DI Memory Address Register (DIMAR)			0x14	
DI DMA Length Register (DILENGTH)			0x18	
DI Control Register (DICR)			0x1C	
DI Immediate Data Buffer (DIMMBUF)			0x20	
DI Configuration Register (DICFG)			0x24	

Fig. 7C
EXAMPLE DISK INTERFACE REGISTERS

Inventor: SHIMIZU ET AL. SN TBA/Sheet 9 of 53 Atty. Dkt.: 723-1403




Fig. 8A EXAMPLE SERIAL INTERFACE




Fig. 8B EXAMPLE SERIAL INTERFACE

Inventor: SHIMIZU ET AL. SN TBA/Sheet 10 of 53 Atty. Dkt.: 723-1403

	Regi	ster		Offset(hex)
31	16	15	0	
SI Channel 0	Output Buffer (SIC0OU	TBUF)		0x00
SI Channel 0	Output Buffer H(SIC0IN	IBUFH)		0x04
SI Channel 0	Output Buffer L(SICOIN	BUFL)		0x08
SI Channel 1	Output Buffer (SIC1OU	TBUF)		0x0C
SI Channel 1 Input Buffer H(SIC1INBUFH)			0x10	
SI Channel 1 Input Buffer L(SIC1INBUFL)			0x14	
SI Channel 2 Output Buffer (SIC2OUTBUF)			0x18	
SI Channel 2 Input Buffer H(SIC2INBUFH)			0x1C	
SI Channel 2 Input Buffer L(SIC2INBUFL)			0x20	
SI Channel 3 Output Buffer (SIC3OUTBUF)			0x24	
SI Channel 3 Input Buffer H(SIC3INBUFH) SI Channel 3 Input Buffer L(SIC3INBUFL)			0x28	
			0x2C	
SI Poll Control Register (SIPOLL)			0x30	
SI Communication Control Status Register (SICOMCSR)			0x34	
SI Status Register (SISR)			0x38	
SI EXI Lock Register (SIEXILK)			0x3C	
SI Communication RAM (128 Bytes)			0x80-0xFF	

Fig. 8C

EXAMPLE SERIAL INTERFACE REGISTERS

Inventor: SHIMIZU ET AL. SN TBA/Sheet 11 of 53 Atty. Dkt.: 723-1403




Fig. 8D EXAMPLE SERIAL INTERFACE

Inventor: SHIMIZU ET AL. SN TBA/Sheet 12 of 53 Atty. Dkt.: 723-1403







Fig. 9A EXAMPLE EXTERNAL INTERFACE



Inventor: SHIMIZU ET AL. SN TBA/Sheet 13 of 53 Atty. Dkt.: 723-1403





Inventor: SHIMIZU ET AL. SN TBA/Sheet 14 of 53 Atty. Dkt.: 723-1403

	Regis	ter		Offset(hex)
31	16	15	0	
EXIO Channe	0x00			
EXIO Memor	y Address Regis	ster (EXIOMAR)		0x04
EXIO DMA Le	EXIO DMA Length (EXIOLENGTH)			
EXI0 Control Register (EXI0CR)			0x0C	
EXI0 Data Register (EXI0DATA)			0x10	
EXI1 Channel Parameter Register (EXI1CPR)			0x14	
EXI1 Memory Address Register (EXI1MAR)			0x18	
EXI1 DMA Length (EXI1LENGTH)			0x1C	
EXI1 Control Register (EXI1CR)			0x20	
EXI1 Data Register (EXI1DATA)			0x24	
EXI2 Channel Parameter Register (EXI2CPR)			0x28	
EXI2 Memory Address Register (EXI2MAR)			0x2C	
EXI2 DMA Length (EXI2LENGTH)			0x30	
EXI2 Control Register (EXI2CR)			0x34	
EXI2 Data Register (EXI2DATA)			0x38	
ROM Area (1MB)			0xFFF00000	

Fig. 9E

EXAMPLE EXTERNAL INTERFACE REGISTERS

Inventor: SHIMIZU ET AL. SN TBA/Sheet 15 of 53 Atty. Dkt.: 723-1403




Fig. 10A EXAMPLE AUDIO INTERFACES




Fig. 10B EXAMPLE AUDIO DAC INTERFACES

Inventor: SHIMIZU ET AL. SN TBA/Sheet 16 of 53 Atty. Dkt.: 723-1403

Register		Offset(hex)		
31	16	15	0	
Al Control Register (AICR)			0x00	
Al Volume Register (AIVR)			0x04	
AI Sample Count Register (AISCNT)			0x08	
Al Interrupt Timing Register (AIIT)			0x0C	

Fig. 10C
EXAMPLE AUDIO INTERFACES REGISTERS

Inventor: SHIMIZU ET AL. SN TBA/Sheet 17 of 53 Atty. Dkt.: 723-1403




Fig. 11A





Fig. 11B



Inventor: SHIMIZU ET AL. SN TBA/Sheet 19 of 53 Atty. Dkt.: 723-1403





Fig. 11D



Inventor: SHIMIZU ET AL. SN TBA/Sheet 20 of 53 Atty. Dkt.: 723-1403




Fig. 11F




Fig. 11G

Inventor: SHIMIZU ET AL. SN TBA/Sheet 21 of 53 Atty. Dkt.: 723-1403




Fig. 11H

Inventor: SHIMIZU ET AL. SN TBA/Sheet 22 of 53 Atty. Dkt.: 723-1403

Inventor: SHIMIZU ET AL. SN TBA/Sheet 23 of 53 Atty. Dkt.: 723-1403






Fig.12A

Inventor: SHIMIZU ET AL. SN TBA/Sheet 24 of 53 Atty. Dkt.: 723-1403


Fig.12B




Inventor: SHIMIZU ET AL. SN TBA/Sheet 25 of 53 Atty. Dkt.: 723-1403




Inventor: SHIMIZU ET AL. SN TBA/Sheet 26 of 53 Atty. Dkt.: 723-1403



Inventor: SHIMIZU ET AL. SN TBA/Sheet 27 of 53 Atty. Dkt.: 723-1403



Inventor: SHIMIZU ET AL. SN TBA/Sheet 28 of 53 Atty. Dkt.: 723-1403



Inventor: SHIMIZU ET AL. SN TBA/Sheet 29 of 53 Atty. Dkt.: 723-1403






Fig.12G


Inventor: SHIMIZU ET AL. SN TBA/Sheet 30 of 53 Atty. Dkt.: 723-1403




Inventor: SHIMIZU ET AL. SN TBA/Sheet 31 of 53 Atty. Dkt.: 723-1403




Inventor: SHIMIZU ET AL. SN TBA/Sheet 32 of 53 Atty. Dkt.: 723-1403




Inventor: SHIMIZU ET AL. SN TBA/Sheet 33 of 53 Atty. Dkt.: 723-1403




Inventor: SHIMIZU ET AL. SN TBA/Sheet 34 of 53 Atty. Dkt.: 723-1403




Inventor: SHIMIZU ET AL. SN TBA/Sheet 35 of 53 Atty. Dkt.: 723-1403




Inventor: SHIMIZU ET AL. SN TBA/Sheet 36 of 53 Atty. Dkt.: 723-1403




Inventor: SHIMIZU ET AL. SN TBA/Sheet 37 of 53 Atty. Dkt.: 723-1403




Inventor: SHIMIZU ET AL. SN TBA/Sheet 38 of 53 Atty. Dkt.: 723-1403



Inventor: SHIMIZU ET AL. SN TBA/Sheet 39 of 53 Atty. Dkt.: 723-1403




Inventor: SHIMIZU ET AL. SN TBA/Sheet 40 of 53 Atty. Dkt.: 723-1403



Inventor: SHIMIZU ET AL. SN TBA/Sheet 41 of 53 Atty. Dkt.: 723-1403

Fig.19B



Inventor: SHIMIZU ET AL. SN TBA/Sheet 42 of 53 Atty. Dkt.: 723-1403




Fig. 20A EXAMPLE DISK DRIVE CONNECTION

Inventor: SHIMIZU ET AL. SN TBA/Sheet 43 of 53 Atty. Dkt.: 723-1403




Fig.20B

EXAMPLE DISK DRIVE CONNECTION

Inventor: SHIMIZU ET AL. SN TBA/Sheet 44 of 53 Atty. Dkt.: 723-1403





Fig. 21 EXAMPLE POWER SUPPLY CONNECTION

Inventor: SHIMIZU ET AL. SN TBA/Sheet 45 of 53 Atty. Dkt.: 723-1403



Inventor: SHIMIZU ET AL. SN TBA/Sheet 46 of 53 Atty. Dkt.: 723-1403




Fig. 23

Inventor: SHIMIZU ET AL. SN TBA/Sheet 47 of 53 Atty. Dkt.: 723-1403




Fig. 24

Inventor: SHIMIZU ET AL. SN TBA/Sheet 48 of 53 Atty. Dkt.: 723-1403







Fig. 25


Inventor: SHIMIZU ET AL. SN TBA/Sheet 49 of 53 Atty. Dkt.: 723-1403




Inventor: SHIMIZU ET AL. SN TBA/Sheet 50 of 53 Atty. Dkt.: 723-1403







Inventor: SHIMIZU ET AL. SN TBA/Sheet 52 of 53 Atty. Dkt.: 723-1403



Inventor: SHIMIZU ET AL. SN TBA/Sheet 53 of 53 Atty. Dkt.: 723-1403

